I-USHER: Interfaces to Unlock the Specialized HardwarE Revolution

A DARPA Information Science and Technology (ISAT) Study

Leads:


Sarita Adve, University of Illinois Ras Bodik, University of Washington Steering Committee: Luis Ceze, University of Washington

April 1, 2019

This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA). Approved for public release; distribution unlimited.


The views, opinions, and/or findings expressed are those of the authors and should not be interpreted as representing the official view of policies of the Department of Defense or the U.S. Government.

Post-Moore: Exploding Heterogeneity and Cost



PLLS

Source: International Business Strategies Graph from Todd Austin's seminar @ UIUC, 8/17



Source: Brooks, Wei group, http://vlsiarch.eecs.harvard.edu/accelerators/die-photoanalysis

TechnologyEnalCPUsISAsDatabasesRelaDatacentersMapGPUsCUEInternetIPCustom hardware???

Enabling Interface ISAs Relational queries MapReduce CUDA IP 222

How to build the software stack? What is the *hardware-software interface*?

> Source: Brooks, Wei group, http://vlsiarch.eecs.harvard.edu/accelerators/die-photo-analysis


Right interface can address cost Free hardware/software designer to innovate

CPU = Central Processing Unit, GPU = Graphics Processing Unit, ISA = Instruction Set Architecture, CUDA = Compute Unified Device Architecture

Why Now

• Explosion of accelerators

- Broaden accelerator applicability from kernels to apps and infrastructure
- \circ $\,$ Accelerate memory and communication, too $\,$
- Move to system view of specialization
 - Focus on specialization of communication, to connect multiple hardware IPs
 - Solve composability and portability, to co-develop accelerators
 - Manage software cost, to make system-wide specialization affordable
- Develop next-generation interface methodologies
 - Convey multiple properties: security, verifiability, accuracy, ...
 - Inflection point in tools for verification, synthesis, machine learning, ...
- Open-source hardware and other Electronics Resurgence Initiative investments



Uniform Interface View

For software developed independent of hardware

Diverse Software

Uniform Interface(s)

Diverse Hardware

Key: Uniform abstractions for diverse hardware

Front-ends, tools for diverse languages

Back-ends, optimizers, autotuners, schedulers for high performance

Current Interface Levels: Which Can Be Uniform?

Application productivity	Domain-specific language		Too diverse
Application performance	General-purpose language	\rightarrow	to define a uniform
Language innovation	Language-level Compiler IF		interface
Compiler investment	Language-neutral Compiler IF	2	Much more
Object-code portability	Virtual ISA		uniform
Hardware innovation	"Hardware" ISA		Also too
			diverse
CPUs + Vector SIMD Units GPU	DSP FPGA Domain-specific Accelerators		ram Adve, HPVM project, sh.illinois.edu/hpvm-project/ 6

Current Interface Levels: Which Can Be Uniform?


Application productivity	Domain-specific language	Too diverse
Application performance	General-purpose language \rightarrow	to define a uniform
Language innovation	Language-level Compiler IR	interface
Compiler investment	Language-neutral Compiler IR	Much more
Object-code portability	Virtual ISA	uniform

What should this uniform interface be?


How to represent software attributes to maximize efficiency on diverse hardware? How to create front ends and tools for diverse languages? How to create back-ends, optimizers, autotuners, schedulers for diverse hardware?

Uniform Interface View: Potential Surprise


Unlocks 100-1000x efficiency of heterogeneous hardware Zero Hour SW Bring Up: Software ready as soon as hardware off fab



Example 1: HPVM: Compiler IR and Virtual ISA [V. Adve et al.]



Example 2: Delite IR: Parallel Pattern Lang. [Olukotun et al.]





Key elements

- DSLs embedded in Scala
- IR created using type-directed staging
- Domain specific optimization
- General parallelism, locality optimizations using parallel patterns
- Optimized mapping to hardware targets

Most data analytic computations can be expressed as functional data parallel patterns on collections (e.g. sets, arrays, tables, n-d matrices)

Parallel Patterns Map, Zip, Filter, FlatMap, Reduce, GroupBy, Join, Sort, ...






K. J. Brown et. al., PACT, 2011; K. J. Brown et. al., CGO 2016

...

Codesigned Stack View

Co-design of hardware and software



Key: Coordinated stack of codesigned interfaces

High-level interface for DSL construction

Low-level interface for hardware

Automated generation of stack


Coordinated Stack of Interfaces

Bottlenecks in accelerator design

- What to accelerate?
- What is the hardware/software interface?
- Developer tools and IR stack

New interfaces appear in a coordinated stack of interfaces, needing coordinated effort of experts

Takes years of design and implementation today, not reusable for other domains




Coordinated Stack of Interfaces

Bottlenecks in accelerator design


- What to accelerate?
- What is the hardware/software interface?
- Developer tools and IR stack

How to automate this process? How to reuse across domains? Modular, configurable IRs? Retargetable toolchains for new IRs? Leverage uniform interface view?



Codesigned Stack View: Potential Surprise

Semi-automatic generation of co-designed hardware interface and DSL for chosen domain



Example 1: Spatial: IR for Accel. Design [Olukotun et al.]

Simplify accelerator design

- IR that can be mapped to many hardware targets: FPGA, ASIC, ...
- Constructs to express:
 - Parallel patterns as parallel and pipelined datapaths
 - Hierarchical control
 - Explicit memory hierarchies
 - Explicit parameters
- Optimizes parameters for each target: parallelization, pipelining, memory size, memory banking

Allows programmers & high level compilers to focus on specifying parallelism and locality

```
D. Koeplingeret. Al. PLDI 2018
```

```
val output = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)
```

```
Accel {
```

```
Reduce(output)(N by B){ i =>
  val tileA = SRAM[Float](B)
  val tileB = SRAM[Float](B)
  val acc = Reg[Float]
```

```
tileA load vectorA(i :: i+B)
tileB load vectorB(i :: i+B)
```

```
Reduce(acc)(B by 1){ j =>
    tileA(j) * tileB(j)
}{a, b => a + b}
}{a, b => a + b}
Spatial: ~30 lines
```


Benchmark	Designs	Search Time
Dot Product	5,426	5.3 ms / design
Outer Product	1,702	<u>30 ms / de</u> sign
Black 6500x	Speedup O	ver HLS! ^{sign}
Matrix moropry	70,740	11 ms / ues ign
K-Means	75,200	20 ms / design
GDA	42,800	17 ms / design

Vivado HLS	Designs	Search Time
GDA	250	1.85 min / design
11. aURO DELTAJo nakon AURO DELTAJo 1 21. aURO - Lincold (10) 21. auro - 20. auro (10) 21. aur		
 ADMAN DALEMPLE Exception adMMX DBLEMPLE (2005) 71 (in: example: uni-adMAN DBLEMPLE (in: en. 8 Exception ad adMAN depth/cadMAN - adMAN P1 (in: educate (in) 		
st addit uniPareati eatenis atolis thatPape (

--constant statement is a statement of the statement of

Example 2: TVM for Automated Hardware/Software Co-Design [Ceze et al.]


150+ contributors, several production industrial users.



Mapping ML code to diverse hardware typically requires a significant amount of hand-tuning over a space with billions of possibilities.

A solution is to use learning techniques to make tuning automatic. Recent advances such as automatic optimization in the TVM stack show significant improvement compared to hand-tuned implementations.


This technique is now being applied to automatic hardware/software co-design.



Source: UW SAMPL group (sampl.ai) ¹⁶

Example 3: Stream Dataflow Execution [Sankaralingam et al.]

5 common principles for domain specific architecture (DSA)



Computation abstraction – Dataflow Graph

Data abstraction – Streams of data fetched

from memory and stored back to memory

 Reuse abstraction – Streams of data fetched once from memory, stored in local storage (programmable scratchpad) and reused again

data movement commands and barriers

Time

(DFG) with input/output vector ports

Stream-Dataflow Execution Model

Programmer Abstractions for Stream-Dataflow Model

Read

Data

Compute

Write Data

From Memory Local storage Memory Reuse Stream Stream ataflow Graph To Memory

ecurrence Stream

To/from memory hierarchy Scratchpad Memory Stream Scrathcpad Stream Engine Engine Input Vector Port Interface Communication abstraction – Stream-Dataflow ngi All Barrier **Output Vector Port Interface**

Stream-Dataflow ISA


- Set-up Interface:
 - SD Config Configuration data stream for dataflow computation fabric (CGRA)
- Control Interface:
 - SD Barrier Scratch Rd, SD Barrier Scratch Wr, SD Barrier All
- Stream Interface → SD [source] [dest] Source/Dest Parameters: Address (memory or local_storage), DFG Port number Pattern Parameters: access size, stride size, num strides

Command Name	Parameters	Description
SD,Config	Address, Size	Stream CGRA configuration from given address
SD,Ment,Scratch	Source Mem Address, Stride, Access Size, Num Strides, Dest. Scratch Address	Bead from memory with pattern to scratchpad
SD_Scratch_Port	Source Scratch Address, Stride, Access Size, Strides, Input Port #	Read from scratchpad with pattern to input port
SD_Mem_Port	Source Mem Address, Stride, Access Size, Num Strides, Input Port #	Read from memory with pattern to input port
SD,Const.Port	Constant Value, Num Elements, Input Port #	Send constant value to input port
SD_Clean_Port	Num Elements, Output Port #	Throw away some elements from output port
SD_Port_Port	Output Port #, Num Elements, Input Port #	Issue recurrence between input-output port pairs
SD_Port_Scratch	Output Port #, Num Elements, Scratch Address	Write from port to scratchpad
SD_Port_Mem	Output Port #, Stride, Access Size, Num Strides, Dest. Mem Address	Write from port to memory with pattern
SD_Mem_IndPort	Source Mem Address, Stride, Access Size, Num Strides, Indirect Port ∉	Read the addresses from memory with pattern to indirect por
SD_IndPort_Port	Indirect Port #, Offset Address, Input Port #	Indirect load from addresses present in indirect port
SD_IndPort_Mem	Indirect Port #, Output Port #, Dest. Offset Address	Indirect store to addresses present in indirect port
SD_Barrier_Scratch_Rd		Barrier for scratchpad reads
SD_Barrier_Scratch_Wr		Barrier for scratchpad writes
SD_Barrier_All		Barrier to wait for all commands completion

- Stream-Dataflow Acceleration, ISCA-2017
- Domain Specialization is generally unnecessary for accelerators, HPCA 2016 & Top-Picks
- Analyzing Behavior Specialized Acceleration, ASPLOS-2016
- Exploring the Potential of Heterogeneous Von Neumann/Dataflow Execution Models, ISCA-2015, Top-Picks, CACM RH

Catalog of Parts View

For plug-and-play hardware and software



advanced families of TTL integrated circuits. — You'll find complete specifications on standard-technology TTL circuits (Series 54/74, Series 54L/74L) and on TI's high-technology TTL circuits such... more »


Towards Formal Interfaces for Universal Plug and Play

Different cadence of innovation between hardware and software, between accelerators

To deploy new parts ASAP, need clean interfaces to "plug and play"

Today's parts

- Interfaces in English
- Glue logic explosion
 - Linux: 12M of 15M LOC in drivers
- Inefficiencies of driver-driver interactions
- Bugs in inter-IP block interactions
- No composability, build from scratch rather than reuse



TI OMAP4 SoC

Towards Formal Interfaces for Universal Plug and Play


Different cadence of innovation between hardware and software, between accelerators

To deploy new parts ASAP, need clean interfaces to "plug and play"

How to specify formal, machine checkable spec
Operational spec for part + how parts connect
Shim to connect parts is also a part
Communication/memory first order
Express performance, accuracy, resource use, security, ...

Catalog of Parts View: The Surprise

Reusable, verifiable, secure, market-driven ecosystem of parts that can composably interoperate and has checkable performance+semantic properties






Source: Sharad Malik, I-USHER workshop

Example 1: Instruction-Level Abstraction (ILA) [Malik et al.]

ILA: ISA-like Abstraction

- **<u>Uniform</u>**: accelerator & processor
- Hierarchical: multi-level
- Enables formal <u>software/hardware</u> <u>co-verification</u>
- ILA compatibility for <u>accelerator</u> <u>replacement</u>



Insight: treat commands at interface as instructions

Modeling Accelerators

- Gaussian Blur Image Processing (Horowitz Group)
 - Different levels of abstractions
- AES Block Encryption (OpenCores.org)
 - One spec, two implementations
- Restricted Boltzmann Machine (Carloni Group)
 - Decomposition of computation from interface protocol

Processor ISA


 RISC-V RV32I base instruction set w. privilege instructions

	Halide description C++ for HLS	High-level ILA Low-level ILA
)	RTL implementation Start Encrypt ILA Block load Block encrypt Block store	C Start Encypt ILA V Initiate DMA Ioad word 1 Ioad word 2 Ioad word 3
	RBM IL Training Predica Child-IL	tion Data Transferring
	Verific	ation

- Accelerator upgrades
- Found RISC-V Rocket MRET/SRET bug
- Verified AES/RBM/GB accelerators

Example 2: CheckSuite [Martonosi et al.]

An ecosystem of tools to verify cross-layer consistency, coherence interfaces



TriCheck [ASPLOS '17] [IEEE MICRO Top Picks]


COATCheck [ASPLOS '16] [IEEE MICRO Top Picks]

PipeCheck [Micro-47] [IEEE MICRO Top Picks] CCICheck [Micro-48] [Nominated for Best Paper Award]

RTLCheck [Micro-50] [MICRO Top Picks Hon. Mention]

<u>Approach</u>

- Formal specifications -> Happens-before graphs
- Check Happens-Before Graphs via Efficient SMT solvers
 - <u>Cyclic</u> => A->B->C->A... Can't happen
 - <u>Acyclic</u> => Scenario is observable




Tools found bugs in:


- Widely-used Research simulator
- Cache coherence paper
- IBM XL C++ compiler (fixed in v13.1.5)
- In-design commercial processors
- RISC-V ISA
 specification
- Compiler mapping proofs
- C++ 11 mem model

Example 3: Spandex [S. Adve et al.]

Goal: Accelerator communication, coherence interface




Spandex Coherence Interface




Key Components

Flexible device request interface External request interface DeNovo-based LLC Device may need translation unit

	Request	Generated for
Deed	ReqV	Self-invalidating read
Read	ReqS	Writer-invalidated read
	ReqWT	Write-through store
Write	ReqO	Write-only ownership store
Read+	ReqWT+data	Atomic for WT cache
Write	ReqO+data	Read-for-ownership store, Atomic for ownership cache
Writeback	ReqWB	Owned data eviction
+ granularity		




Alsop et al. ISCA'18



Zero hour software bring up + Rapid HW-SW codesign + Machine checked plug and play

Unlock usable specialization for embedded devices to planetary scale computing Address performance, efficiency, portability, HW & SW design productivity, verifiability, security



Appendix: I-USHER Workshop Participants (March 5-6, 2018)

Sarita Adve, Illinois/ISAT Vikram Adve, Illinois Ras Bodik, Washington/ISAT **David Brooks, Harvard** Luis Ceze. Washington/ISAT David Doermann, DARPA **Chris Fletcher**, Illinois Vinod Grover, NVIDIA Priscilla Guthrie, ISAT Mark Hill, Wisconsin Shan Lu, U. Chicago

Sharad Malik, Princeton Margaret Martonosi, Princeton Sasa Misailovic, Illinois Sandeep Neema, DARPA Kunle Olukotun, Stanford Chris Ramming, VMware/ISAT Partha Ranganathan, Google Jonathan Ragan-Kelley, Berkeley Tatiana Shpeisman, Google Michael Taylor, Washington Kathy Yelick, Berkeley