Abstract—As the need for specialization increases and architectures become increasingly domain-specific, it is important for architects to understand the requirements of emerging application domains. Augmented and virtual reality (AR/VR) or extended reality (XR) is one such important domain. This paper presents a generic XR workflow and the first benchmark suite, ILLIXR (Illinois Extended Reality Benchmark Suite), that represents key computations from this workflow. Our analysis shows a large number of interesting implications for architects, including demanding performance, thermal, and energy requirements and a large diversity of critical tasks such that an accelerator per task is likely to overshoot area constraints. ILLIXR and our analysis have the potential to propel new directions in architecture research in general, and impact XR in particular.

I. INTRODUCTION

Recent years have seen the convergence of multiple disruptive trends to fundamentally change computer architecture: (1) With the end of Dennard scaling and Moore’s law, application specialization has emerged as a key architectural technique to meet the requirements of emerging applications, (2) computing and data availability have reached an inflection point that is enabling a number of new application domains, and (3) these applications are increasingly deployed on resource-constrained edge devices, where they interface directly with the end-user and the physical world. In response to these trends, our research conferences have seen an explosion of papers on highly efficient accelerators, many of which are focused on machine learning. Thus, today’s computer architecture researchers must not only be familiar with hardware principles, but more than ever before, must understand emerging applications. To truly achieve the promise of efficient edge computing, however, will require architects to broaden their portfolio from specialization for individual accelerators to understanding domain-specific systems which may consist of multiple sub-domains requiring multiple accelerators that interact with each other and potentially the cloud to collectively meet the end-user demands for that domain.

This paper makes the case that the emerging domain of augmented, virtual, and mixed reality, collectively referred to as extended reality (XR), is a rich domain that can propel architecture research on efficient domain-specific edge systems. Our case rests on the following observations: (1) XR will pervade most aspects of our lives—it will affect the way we teach, conduct science, practice medicine, entertain ourselves, train professionals, our social interactions, and more—XR is envisioned to be the next interface of our lives. As discussed later, there is a gap of several orders of magnitude in performance, power, and usability, giving architects a potentially rich space to optimize. (3) XR involves a large number of diverse sub-domains—audio, video, graphics, haptics, optics, and robotics—making it challenging to design a system that executes each of the above well while fitting in the resource constraints. (4) The combination of realtime constraints, a complex pipeline consisting of interacting components, and ever-changing algorithms provides an opportunity for full stack optimizations involving the hardware, runtime and OS, programming system, and the application. Given that the end-consumer is a human with limited perception enables the full stack optimization to consider approximation as a way to achieve the constraints.

A key obstacle to doing architecture research for XR is that there are no benchmark suites covering the entire XR workflow and constituent sub-domains to drive such a research. This paper develops and characterizes ILLIXR (Illinois Extended Reality Benchmark Suite), the first open-source benchmark suite to represent the XR domain. We developed this suite after consultation with many colleagues and researchers in the sub-domains mentioned above. These consultations led to identifying a representative, generic XR workflow. We then identified key components within this workflow. We collected and modified open-source codes for many of these components which constitute our benchmark suite. Finally, we analyze the performance and energy characteristics of this suite on a desktop class and an embedded class machine and draw several implications for future architecture research.

Specifically, this paper makes the following contributions:

- We describe a generic XR workflow and key representative components. We develop ILLIXR, the first open-source benchmark suite for XR research in architecture, containing representative components from the above workflow.
- We report performance and power on a desktop and embedded machine for each component. We find they are collectively far from the power and performance requirements for future devices, making the case for efficiency through specialization.
- Our detailed analysis shows that the components constituting a modern XR workflow are quite diverse with new algorithms continuously evolving, making the case for flexible, programmable hardware.
- Our detailed analysis shows that the components are quite diverse in their requirements with respect to each other as well as consist of diverse tasks within themselves, with no clear

\[1\] Pronounced elixir.
TABLE I: Ideal requirements of AR and VR vs. state-of-the-art devices, HTC Vive Pro for VR and Microsoft HoloLens 2 for AR. Silicon area and power for HTC Vive Pro are assumed to be same as typical die sizes and TDPs of desktop CPUs and GPUs. VR devices are typically larger and so afford more power and thermal headroom.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution (MPixels)</td>
<td>4.6 [3]</td>
<td>200</td>
<td>4.4</td>
<td>200</td>
</tr>
<tr>
<td>Refresh rate (Hz)</td>
<td>90 [4]</td>
<td>90 – 144</td>
<td>120 [54]</td>
<td>90 – 144</td>
</tr>
<tr>
<td>Motion-to-photon latency (ms)</td>
<td>&lt; 20 [32]</td>
<td>&lt; 20</td>
<td>&lt; 2</td>
<td>&lt; 5</td>
</tr>
<tr>
<td>Power (W)</td>
<td>–</td>
<td>1 – 2</td>
<td>10 [11], [62]</td>
<td>0.1 – 0.2</td>
</tr>
<tr>
<td>Silicon area (mm²)</td>
<td>–</td>
<td>100 – 200</td>
<td>79 [11], [62]</td>
<td>10x</td>
</tr>
<tr>
<td>Weight (grams)</td>
<td>470 [64]</td>
<td>100 – 200</td>
<td>566 [9]</td>
<td>10x</td>
</tr>
</tbody>
</table>

We note that our goal is not to make a commercial grade XR system, either in terms of its completeness or in terms of its performance and efficiency. Our goal instead is to provide researchers with a suite consisting of components representative of an XR workflow based on the state-of-the-art algorithms for architects and system designers to experiment with. Some missing attributes of ILLIXR that we leave for future work are: we do not yet have codes for some parts of the workflow; we do not model OS or real-time schedulers or work partitioning with the cloud; and we currently analyze the components mostly in isolation.

ILLIXR is open-source and available at https://illixr.github.io. Our hope is that others will contribute to make it a growing repository of an open source XR benchmark suite that can drive future architecture and system design in emerging domain-specific edge devices.

II. XR SCENARIOS AND REQUIREMENTS

A. Definitions

Virtual reality (VR) immerses the user in a completely digital environment with realistic sensory input. VR is defined by the use of opaque displays and immersive content. In contrast, augmented reality (AR) enhances our real world with overlaid contextual content. Mixed reality (MR) is often used as a middle-ground between fully opaque experiences and contextual AR. Extended reality (XR) is being adopted as a general umbrella term for AR, VR, and MR. Consequently, throughout the rest of this paper, we use XR to refer to all technologies collectively.

B. Requirements

XR requires devices that are lightweight, mobile, and all day wearable, and yet provide enough compute performance and low thermals and energy consumption to meet the demands of the intensive applications they are meant to enable. The traditional PPA (power-performance-area) area metric is therefore important, but not a complete characterization. Performance characteristics include resolution, field-of-view (FoV), and refresh rate of the display, and the end-to-end or motion-to-photon latency of the system. These metrics interact with each other; e.g., higher resolution, FoV, and refresh rate can adversely affect motion to photon latency. In addition to PPA, size, weight, area, and power of the devices, usually abbreviated as SWAP, are equally important metrics for determining the usability of the device. We summarize these metrics in Table I.

Table I summarizes these requirements for current state-of-the-art VR and AR devices and the aspiration for ideal futuristic devices. These requirements are driven by both human anatomy and usage considerations: ultra high performance to mimic the human visual system; extreme thermal constraints due to contact with human skin; super lightweight due to comfort; and small form factor due to social acceptability and ease of use. We identified the values of the various aspirational metrics through an extensive survey of the literature [30], [42], [43]. Although there is no consensus on exact figures, there is an evolving consensus on approximate values that shows orders of magnitude difference between the requirements of future devices and what is implemented today (making the exact values less important for our purpose). For example, the power gap alone is two orders of magnitude. Coupled with the other gaps (e.g., two orders of magnitude for resolution), the overall system gap is many orders of magnitude across all metrics.

The implications of this gap are enormous. While architects deal with power and performance gaps, the rest of the SWAP gap also severely limits the number of sensors – cameras (for SLAM, eye tracking, video recording, and hand tracking), IMUs, microphones, speakers, LTE and WiFi. Consequently, the system and algorithms need to be adapted to work in such a constrained environment, and it is likely that such a large gap can only be eliminated via synergistic advances throughout the computing stack: algorithms, applications, runtimes, and hardware. There has been significant progress in algorithmic techniques to bridge some of these large gaps. For example, foveated rendering partly addresses the gap in display resolution by leveraging the anatomy of the eye and certain aspects of the human visual system. Time warp is now a standard component that enables acceptable motion to photon latency by applying fast predictors to enhance the slower conventional tracking algorithms. While it does not affect the power usage of the tracking algorithm, good predictions allow slower but accurate tracking to be invoked at lower rates, thereby saving power. These continuing algorithmic advances and their interactions among the different components reinforce the need for programmable hardware specialization that is codesigned with other layers in the system stack. This paper provides state-of-the-art implementations of key components of the XR pipeline to enable architects and system designers to participate in such a codesign process.

III. A GENERIC XR WORKFLOW

This section describes a generic XR workflow, summarized in Figure 1. The workflow describes the computation that a generic XR device must perform from the moment the user provides an input to the moment the display and audio are updated. We distilled this workflow from multiple sources that describe different parts of a VR, AR, or MR pipeline. For completeness, our workflow assumes all computation is done at the device (i.e., no offloading to a server or the cloud). For simplicity, we assume a single user; i.e., there is no communication with multiple XR devices. Thus, our
We discuss each of these three pipelines next.

We assume microphone arrays. The workflow does not represent any network communication. We leave (how far objects in the user’s surroundings are), and, if needed, (the orientation of the user’s head, performed typically using a

A. Perception pipeline

The primary goal of the perception pipeline is to take the user’s physical motion related inputs from the sensors and translate them into information understandable to the rest of the system so it can render and play the appropriate new scene and sound for the user’s new position.

Broadly, this stage includes components such as head tracking (the orientation of the user’s head, performed typically using a SLAM algorithm (see below)), eye tracking (the gaze of the user’s eye), hand tracking (gesture recognition), scene depth estimation (how far objects in the user’s surroundings are), and, if needed, scene reconstruction and understanding (for MR and AR).

ILLIXR components. ILLIXR focuses on two of the most important components in the perception pipeline. The first, head tracking, is achieved through Simultaneous Localization and Mapping (SLAM), a technique that can track the user’s motion without the use of external markers in the environment (Section IV-A1). SLAM determines where the user is in the world and what the world looks like. For the purposes of head tracking, we use a sparse algorithm with its output conveyed to both the visual and audio pipelines through a six degrees of freedom pose (6 DOF pose).

The second component of the perception pipeline supported in ILLIXR is scene reconstruction (Section IV-A2). This is needed to enable MR and perform realistic physics in AR and uses a dense SLAM algorithm optimized to enable scene reconstruction.

B. Visual pipeline

The visual pipeline takes information pertaining to the user’s new position from the perception pipeline and produces the final display. We divide this process into three parts: rendering, post-processing, and display, as described below.

Rendering. The rendering part of the visual pipeline takes the outputs from the perception pipeline to determine how the displayed scene should be changed and renders the updated scene. This part draws significantly from conventional graphics technology, but needs to incorporate emerging algorithms to account for the far more demanding visual requirements of XR (e.g., larger resolution and field of view). For example, foveated rendering exploits the fact that the eye uses the highest fidelity only in the part of the image close to the fovea; the peripheral image is acceptable with lower fidelity. This algorithmic innovation enables significant reduction of computation from the standard constant-resolution rendering techniques.

Post-processing. This part processes the rendered images to correct for imperfections due to both the rendering process and in the display optics. While the individual computations in this part are not as expensive as the rendering part, they contribute significantly to the user experience.

The first set of computations include contrast preservation and temporal anti-aliasing to improve contrast in the periphery of the image and to remove flickering of pixels from frame to frame, respectively (both artifacts are common in traditional rendering but become perceptible in XR).

The second set of computations takes the image generated thus far and modifies it to account for the user’s movements that happened between the time the rendering process started and the time the rendering process finished. Instead of re-rendering the image upon any head and eye movement, this computation, called time warp, takes the available rendered image and simply changes the perspective to account for (a prediction of) the user’s movement; i.e., this is an optimization that improves the user experience by not showing older, stale frames with the wrong perspective. The presence of the IMU enables this computation by providing pose changes far more frequently (albeit with possibly more noise) than the SLAM algorithm used in the perception pipeline. Using the noisy IMU data typically suffices for this level of correction (but is insufficient as the only mechanism to track the user’s pose). This use of the IMU coupled with time warp is key to meeting the required motion to photon latency – by predicting the user’s movement for short bursts, it is possible for the visual pipeline to run asynchronously relative to the perception pipeline and is not held back due to the high computational demand of that pipeline. (Similarly, timewarp is also used to compensate for frames that might otherwise be dropped because the renderer could not finish on time.) Timewarp is critical in XR applications, as any perceived latency will cause discomfort [22], [44], [61].
The third set of computations are lens distortion and chromatic aberration corrections. Most VR devices use small displays placed close to the user’s eyes; therefore, some optical solution is required to create a comfortable focal distance for the user [31]. These optics come with the consequence of large amounts of optical and chromatic distortion – lines become curved and colors get split into the RGB spectrum, respectively. These optical affects are corrected by applying reverse distortions to the rendered image, such that the distortion from the optics is cancelled out [59].

**Display**. The final stage of the visual pipeline updates the display. The display computations take the final image after post-processing and modify it for consumption by the optical devices. While modern display optics are simply a combination of fixed lenses and LCDs, future displays are anticipated to be adaptive and multi-focal, capable of generating true 3D imagery using computational holography. Such displays require significant computation to map the rendered image to the optical system (Section IV-B2).

**ILLIXR components.** For the visual pipeline, ILLIXR supports timewarp, lens distortion correction, chromatic aberration correction, and computational holography for the display. Most implementations integrate timewarp, lens distortion, and chromatic aberration correction; we therefore provide a single component for these and refer to it collectively as *timewarp*. We refer to the display component as *hologram*.

**C. Audio pipeline**

The audio pipeline is responsible for generating realistic spatial audio and can be divided into recording and playback. During recording, microphone array processing and Ambisonic encoding create an Ambisonic soundfield that can be later played back. Microphone array processing involves combining signals from various microphones and Ambisonic encoding consists of combining all the physical source signals into an Ambisonic soundfield.

During playback, Ambisonic soundfield manipulation is performed using SLAM information. This includes rotation and zooming of the soundfield as the user’s pose changes. Once the final soundfield is obtained, it is mapped to physical speakers, typically headphones in XR devices. This process is called binauralization. It adds certain cues to the sound that are present in real life; e.g., the modification of incoming sound by the person’s nose, head, and outer ear shape. Such cues allow the digitally rendered sound to mimic real sound, and thus help the brain localize sounds akin to real life.

**ILLIXR components.** Within the audio pipeline, ILLIXR supports Ambisonic encoding for recording, and Ambisonic manipulation and binauralization for playback.

**D. Putting it Together: A Moment in the Life of an XR User**

To better illustrate the overall flow, we take the example of a simple MR application where a user is playing ping-pong against the computer in their living room, which has been transformed to be part of an Olympic stadium (this example was chosen because it exercises all three computing pipelines). The perception pipeline continuously processes all the incoming sensor data to estimate the hand position, eye position, and location of the user. The perception pipeline also updates the reconstruction of the scene using this data and passes all this information to the visual pipeline and audio pipelines.

The game engine uses this information for calculating the physics of the ball and handling occlusion, and then kicks off the visual pipeline to render the scene from the new perspective. Then the image in the framebuffer is warped to account for any user movement that may have happened between the time the rendering process began and by the time it ended. (The time warp code uses updated information from the IMU to get its new prediction of the user’s pose, since the IMU operates at a much faster rate than the camera which feeds SLAM.) Then, the image is corrected for lens and chromatic aberrations caused by the curved lenses of XR wearables. Finally, the pixels are modified using computational holography to map them to different depth planes to present a true 3D image to the user.

The audio pipeline uses the information from the input stage for correctly modeling acoustics (reflections, reverb, etc.), and for rotating and zooming the virtual soundfield to account for the new pose. It then maps the soundfield to the user’s headphones with correct cues (binauralization).

**IV. ILLIXR COMPONENTS**

This section describes the components included in ILLIXR. Table II shows the name, algorithm, and implementation information of each of these components.

**A. Perception Pipeline**

1) **SLAM**: There are a large number of distinct algorithms that have been proposed for SLAM for a variety of scenarios, including for robots, drones, VR, and AR. The constraints, requirements, and sensor inputs for different scenarios are different, leading to different optimal choices; e.g., some scenarios only require odometry (enabling sparse algorithms) while others require detailed scene reconstruction (favoring dense algorithms). In this work, for the purposes of pose estimation for XR, we use the OpenVINS algorithm and its open source implementation [10]. This algorithm uses two cameras and an IMU for sensor input for higher accuracy (referred to as visual inertial odometry or VIO). OpenVINS [49]
has been shown to be more accurate than other popular algorithms such as VINS-Mono [49], VINS-Fusion [49], and OKVIS [49].

The frontend of OpenVINS is a tracker that detects new features in both eye images and matches them with other images. The feature detector first divides the incoming left eye image into a grid of 8x5 pixels and extracts FAST features [53] from each grid cell in just this image. Then, it uses the Kanade–Lucas–Tomasi (KLT) [29], [37] feature tracker to project features from the left camera to the right to generate a list of features in both cameras that the feature matching stage can use. Feature matching includes both temporal matching – two different images in time for the same eye – and stereo matching – left and right eye images for the same moment in time. Matching is performed using KLT and then the matched features are passed through a RANSAC algorithm to remove outliers. The inliers are then added to the feature database.

After performing tracking, OpenVINS uses a filtering based technique utilizing Multi-State Constrained Kalman Filters (MSCKF) [45] that tries to estimate the user’s current position (which could have changed since the camera input). This starts by processing the IMU data between the current frame and the previous frame (10 readings in our experiments) and estimating the final position of the user. Then OpenVINS uses the features saved by the tracker and the IMU-based position to update the estimation filter. The update process consists of: 1) a two-step triangulation of the features (a linear triangulation and a Gauss-Newton refining process), 2) a linearization of the MSCKF features (by computing the Jacobian, projecting the nullspace, and performing a Chi squared distance check), 3) Givens rotations to compress all of the measurements in the feature matrix, and 4) the actual update of the Kalman filter.

The open source version of OpenVINS was built on top of ROS (Robot Operating System) [1] as is common for much robotics software. Since ROS is known to incur non-trivial overheads, we removed the ROS dependence from the code and created a standalone version that is more appropriate for architects.

2) Reconstruction: For Scene Reconstruction, we chose ElasticFusion [62], a dense SLAM algorithm that uses an RGB-Depth (RGB-D) camera to build up a dense 3D map of the world. ElasticFusion first converts the incoming RGB-D images into textures and removes noise from the depth data with bilateral filtering. This is the camera processing stage of ElasticFusion.

In the image processing stage, ElasticFusion converts the filtered depth data into a vertex map where each depth point is converted to a point in 3D Cartesian space. It then uses the vertex map to compute a map of all of the normals. Data layout transformations are also performed in this stage, where RGB_RGB is converted to RR_GG_BB [2].

Each point in the map (also called the model) is represented as a surfel which includes the position, normal, color, radius, and timestamp of the map point. The surfel prediction step involves predicting which surfels are active and which are not. The predicted surfel model is then used to perform the first phase of tracking [62].

Using both the vertex and normal maps, a transformation matrix is computed to estimate the new camera pose. This is a multi-step process in which first ICP (Iterative Closest Point) is used to find similar points between the new image and the predicted surfel model (frame-to-model tracking), and then the corresponding geometric error is computed [62]. Then, photometric error between the image and the model is computed, and the total error is obtained by combining geometric and photometric errors.

Then, ElasticFusion attempts to perform global loop closure. Global loop closure implies that a previously visited location has been revisited, and the accumulated drift since then can be reset. If global loop closure is not possible, then the pose is estimated by comparing the new predicted surfel model and the previous frame’s surfel model (model-to-model tracking). This pose estimation is identical to the frame-to-model pose estimation. Finally, the computed pose is used to fuse the information from the new frame into the map [62].

B. Visual Pipeline

1) Timewarp, lens distortion, and chromatic aberration: The timewarp, lens distortion, and chromatic aberration correction implementations are reverse engineered from Jan Paul van Waveren’s reference implementation [7]. We extracted the distortion and timewarp shaders from this reference, and built our own program using OpenGL FBOs3 as a common interface between neighboring benchmark components (distortion and timewarp). We integrated timewarp, lens distortion, and chromatic aberration into one component.

The reference implementation [7] performs lens distortion and chromatic aberration correction using three independent sets of UV coordinates, each corresponding to one color channel. The image to be processed is mapped onto a flat plane using distorted UV coordinates. This is in contrast to other implementations which may distort the vertices of the plane. Our implementation follows an essentially identical process, except that the mesh transformation is represented in UV space, with the vertices left rectilinear.

The distorted UV coordinates are calculated using the physical properties of the lens, and approximating the off-axis angle of a given point in physical space. Those angles are passed through a Catmull-Rom spline computed from the lens distortion coefficients of the HMD’s optics. The result is a barrel distortion filter [59].

To calculate the chromatic aberration, each color channel’s scaling factor is multiplied by an angle computed from the center line, and the chromatic aberration coefficients measured from the lens itself.

The shader itself samples the eye texture buffer three times per pixel, corresponding to the three distinct UV buffers for each color channel. This has implications for texture cache locality, as the texture accesses for each individual distorted color channel will not be congruent; however, depending on the chromatic aberration coefficients of the HMD lenses, the texture accesses will be at least relatively close in proximity to one another.

Timewarp is performed by recording the user’s pose both at the beginning of the frame and just before vsync, and the view and projection matrices used for the rendering process [59]. First, the new view matrix is computed using the new pose. Then, the timewarp transformation matrix is computed using the projection

3Framebuffer objects, a method of rendering to offscreen render targets
matrix and the delta between the old and new view matrices. Finally, the transform is applied to each color channel’s UV coordinates and the rendered image is sampled at the new coordinates to obtain the warped image. Timewarp is performed in the same shaders that perform lens distortion correction and chromatic aberration correction.

Our timewarp implementation also performs speculative warping interpolated across the refresh period of the display panel. During timewarp, two distinct HMD view transformations are generated. The first transformation is the current tracked pose at the beginning of timewarp, and the second is the predicted pose at the end of the panel refresh period. This allows for timewarp to include IMU data even as the image is being displayed, reducing the motion-to-photon latency. This makes assumptions about the refresh characteristics of the display panel, so non-traditional display technologies may not benefit from this predictive technique.

2) Hologram: Modern display optics for XR devices use rigid lenses with fixed focal lengths due to reasons of cost, weight, and size [19], [25], [48], [58]. Due to the fixed focal length, an unfortunate side-effect of such lenses is the vergence-accommodation conflict (VAC), where the user’s eyes converge at one depth, which varies with the scene, and the eye lenses focus on another, which is fixed due to the display optics [19], [25], [48], [58]. VAC is a common cause of headaches and fatigue in modern XR devices [19], [25], [48], [58].

This problem can be solved by using adaptive multi-focal displays that present several focal points instead of just one [19]. One such method of generating multiple focal planes is computational holography, wherein a phase change can be applied to each pixel using a Spatial Light Modulator (SLM) [38]. By applying an appropriate phase change, the illusion of true depth can be created.

Ideally, we would like each pixel to be mapped to its own depth. However, this is both computationally infeasible and perceptually unnecessary. It has been shown that humans cannot perceive depths that are separated by less than 0.6 diopters [36]. Therefore, a small number of depth planes is sufficient to alleviate VAC, typically 10 to 10s of planes. One such algorithm for mapping pixels to a set of depth planes is Weighted Gerchberg–Saxton (GSW) [35].

GSW is an optimization algorithm that minimizes an error function based on per-pixel phase and the given constraints on the number of depth planes, their locations, and desired intensities. GSW performs this optimization iteratively using a forward pass from the hologram plane to the depth plane (hologram-to-depth) and a backward pass from the depth plane to the hologram plane (depth-to-hologram). The passes are repeated until a stable phase is obtained, typically in 10 or so iterations.

The forward pass propagates the phases of all the pixels to each depth plane. For a given depth plane, this includes calculating the phase contribution (a complex number) of a single pixel to that depth plane, and summing the contributions of all the pixels.

The backward pass propagates the achieved intensity of each depth plane back to each pixel. For each pixel, the intensities of the depth planes are used to obtain the new phase of the pixel, which will then be used in the next iteration of the forward pass, and so on. The fundamental computation in both passes is the evaluation of the phase equation at each pixel location [14].

We used a reference CUDA implementation of GSW as our baseline [50]. While this baseline had a high-performance implementation of GSW, it had several limitations. First, it only supported monochromatic holograms. Second, it only supported square holograms with power-of-two dimensions. Third, it was limited to holograms of size 1024x1024 or less. We modified the CUDA kernels to support arbitrary hologram resolutions with full RGB.

C. Audio Pipeline

Spatial audio is audio that captures the positional information of a sound source in addition to its amplitude. Spatial audio is a critical component of XR as it is imperative that the user perceive virtual sounds as real sounds, which can only be achieved via sound source localization; i.e., by using the source’s position [16].

One popular way of capturing spatial audio is Higher Order Ambisonics (HOA) [13]. HOA allows sound sources to be encoded into a spherical soundfield which can then be manipulated and played back independently. The order of HOA determines how many virtual channels exist in the generated soundfield. For instance, order 3 HOA results in 16 virtual channels. This is an important property of HOA: the number of virtual channels in the soundfield is only dependent on the order and not on the physical number of sources that have been encoded into the field. As a result, HOA is a popular format for XR, as it can encode tens or even hundreds of sound sources without any increase in soundfield complexity [60].

For our entire pipeline, we used libspatialaudio, an open-source HOA library [8]. We then divided our audio pipeline into two distinct use cases: recording and playback. The two use cases are typically mutually exclusive: games have pre-encoded HOA audio and only require playback; recording in, say, a studio session only involves encoding a certain (perhaps large) number of sound sources. While there are cases where both are required, such as teleconferencing, the major component in those scenarios is playback. This is due to the fact that encoding a single sound source (i.e., the user’s voice) consumes negligible time compared to playback. Thus, recording and playback can be safely modelled separately.

1) Recording: We perform spatial audio recording by encoding several different monophonic sound sources simultaneously [28]. The Ambisonic encoder takes into account both the direction of the source and the attenuation and delay caused by the distance of the source. It then calculates the contribution of the source to each of the virtual sound channels in the soundfield. The final soundfield is obtained by simply adding the individual soundfields [28].

2) Playback: Playback is a two-step process. First, the encoded soundfield is manipulated using SLAM information. Based on the user’s head rotation and movement, the soundfield is rotated and zoomed, respectively. This step includes computing transformation matrices and applying them to each virtual channel of the soundfield [69]. Optionally, a psychoacoustic filter can be applied to the soundfield before performing the rotations in order to improve the quality of the output [15], [20], [26].

Once the desired soundfield has been obtained, binaural rendering or binauralization maps it to the user’s headphones (HOA can decode to any number of speakers; we use headphones as they
are the most common speaker configuration in XR). This involves summing the contribution of each virtual channel to the left and right speakers [24]. The most salient aspect of binauralization is the application of HRTFs or Head-Related Transfer Functions [24]. HRTFs are digital filters which capture the way in which sound is modified by the user’s ears, head, and nose in real life. It is these modifications that allow us to localize sound so accurately in real life. The binauralization process applies HRTFs (implemented as frequency-domain convolutions) to the decoded sound in order to emulate these real-life effects [24]. There are separate HRTFs for the left and right ears due to the asymmetrical shape of the human head.

V. EXPERIMENTAL METHODOLOGY

This section describes our experimental methodology for evaluating ILLIXR with results reported in the next section.

A. Experimental Platform

We ran our experiments on both a desktop and an embedded class machine to understand different power performance tradeoffs for our benchmarks. Specifically, even though the desktop platform’s thermal power rating is far above what is deemed acceptable for an XR system, its performance numbers can be viewed as a rough upper bound for CPU+GPU based near-future embedded (mobile) systems.

Both our machines consist of CPUs and GPUs. We run the CUDA and GLSL parts of our components on the GPUs and the rest on the CPU (Table II). Our desktop platform has an Intel Sandy Bridge 2600K CPU and a discrete NVIDIA Turing RTX 2060 GPU. The CPU has 4 physical cores, each with 2-way SMT (Intel Hyperthreading), running at 3.4 GHz. The cores have private 32 KB L1 and 256 KB L2 caches and share an 8 MB L3 cache backed by 32 GB of DDR3 RAM with a peak memory bandwidth of 21 GB/s. The CPU TDP is 95 W. The GPU has 1920 CUDA cores operating between 1.4 GHz and 1.6 GHz, with 6 GB of GDDR6 memory with a peak bandwidth of 336 GB/s. It has a TDP of 160 W.

Our embedded platform is an NVIDIA Jetson AGX Xavier development board. It has 8 ARM v8.2 CPU cores, 16 GB of LPDDR4x RAM with a peak bandwidth of 137 GB/s, and a 512 CUDA core Volta GPU, all in a unified memory system (the L3 is not shared between the CPU and GPU). The ARM CPUs have private 64 KB L1 data caches, a shared 2 MB L2 cache per two cores, and a 4 MB L3 cache shared by all the cores. All experiments were run with the Jetson in 10 Watt mode, but with two different configurations: a high performance one (Jetson-hp) and a low power one (Jetson-lp), again to better understand the behavior of our benchmarks across a spectrum of power-performance tradeoffs. All clocks were maxed out in Jetson-hp. Clocks in Jetson-lp were chosen such that lowering the clocks any further would result in negligible power reduction.

B. Execution Time Profiling

On the desktop, we used NVIDIA NSight Systems, Intel VTune, and perf to profile the CPU portion of our components. We used NSight Systems to obtain the overall execution timeline of the component, including serial CPU, parallel CPU, GPU compute, and GPU graphics phases. VTune and perf provided CPU hotspot analysis and hardware performance counter information.

To profile the GPU compute portion of our components on the desktop, we used NVIDIA NSight Compute in addition to NSight Systems for detailed analysis. We were unable to profile the graphics (GLSL) portion of our components for detailed analysis as there was an unresolvable incompatibility between our hardware and NVIDIA NSight Graphics – NSight Compute’s graphics counterpart. We therefore report only end-to-end information for the graphics part.

We also instrumented each component to self-report its execution time in order to obtain execution time without profiling overhead.

For the embedded platform, we report only end-to-end execution times using the self-reported numbers of the components. We could not get more detailed breakdowns because of limitations in the profiling tools.

C. Power and Energy Profiling

On the embedded platform, we collected power and energy using a custom profiler that monitored power rails to calculate both the average power and average energy for different components of the system (including CPU, GPU, DRAM, and total power).

For the desktop, we measured GPU power and energy at a coarse level using vendor-provided tools. We measured CPU power using perf.

D. Datasets

We used the following datasets for each component: Vicon Room 1 (Easy, Medium, Difficult) for OpenVINS [18], dyson_lab for ElasticFusion [2], and synthetic datasets for timewarp, hologram, and audio recording and playback. None of the computations in timeWarp, hologram, and audio recording and playback are input-dependent; therefore, there is no difference between using synthetic datasets and real datasets.

VI. RESULTS

A. Overview

Figure 2 shows the average execution time per frame, power, and energy per frame for the different ILLIXR components for the desktop, Jetson-hp, and Jetson-lp systems. (Note the log scale.) We make the following three observations.

First, the general trends follow our intuition – as we go from desktop to Jetson-hp to Jetson-lp, execution time goes up and power goes down. As expected, the desktop is significantly faster than both Jetson configurations and consumes significantly more power than both Jetson configurations. However, energy per frame presents two interesting results: the desktop is on par with Jetson for several components, and Jetson-hp consumes less energy per frame than Jetson-lp on account of being significantly more faster at a relatively lower power overhead.

Second, only some of the component-hardware configurations are able to meet their respective real-time deadlines. However, these times are only for 1) components running in isolation, and 2) in some cases (e.g., timewarp) with modern display resolutions. We anticipate that with all the components running together and with futuristic resolutions and frame rates, the already significant performance gap to real-time performance will increase further. For instance, in timewarp, a higher execution time due to more pixels would increase the motion-to-photon latency, which would degrade
user experience; hologram already takes longer than its latency budget of 11 ms (at 90 Hz) on all three platforms.

Third, there is a similar gap in power consumption and energy per frame. Power is already several factors higher than the requirements stated in Table I. Energy per frame would be approximately additive when all the components are run together, and would thus increase to several Joules per frame. Again, larger resolutions, frame rates, and field-of-views would further widen this gap.

We believe these results clearly illustrate the need for a two to three orders of magnitude improvement in time per frame, power, and energy per frame if all day wearable XR devices are to be realized with satisfactory performance.

1) Power Breakdown: Figure 3 shows power for each ILLIXR component on the Jetson-hp and Jetson-lp, broken down by the hardware unit in the Jetson – CPU, GPU, DDR (DRAM), SoC (various microcontrollers and other components of the SoC), and Sys (system power including I/O). In general, the power breakdown reflects the characteristics of the individual components. CPU-only components have higher CPU power than those components that use the GPU. For components that use the GPU, GPU power is proportional to the utilization of the GPU.

Comparing Jetson-hp and Jetson-lp, the most significant change is that CPU power of all the components becomes approximately the same in lp due to a lower bound on the power consumption of Jetson. GPU power also follows a similar trend in that the difference between the various components decreases.

Figure 3 highlights the need for measuring end-to-end system power. CPU, GPU, and DDR power at best account for 77% of total power (hologram, Jetson-hp). In the worst case, they account for only 23% of the power consumption of the component (audio playback, Jetson-lp). System-level components such as on-board microcontrollers (SoC), display, disk, and other I/O blocks (Sys) are often ignored. Doing so does not capture the true power consumption of XR workloads, which typically exercise all the aforementioned components.

This can be observed by comparing OpenVINS and timewarp in Jetson-lp. The difference in SoC+Sys power between them is quite significant. The reason is the display. While OpenVINS is a compute-only component, timewarp is a graphics component that outputs to a display attached to the Jetson. Consequently, Sys power goes up significantly. SoC power also increases due to the on-board display controller(s).

2) Input-Dependence: The XR pipeline contains some components that are input-dependent and some that are not. In ILLIXR, OpenVINS and ElasticFusion are input-dependent as the surrounding scene dictates the number of available features, difficulty of map fusion, etc. Such components present unique challenges both in terms of analysis and for specialization. To understand the input-dependent behavior, Figures 4 show per-frame execution times for OpenVINS and ElasticFusion respectively on the desktop. The figures show considerable variation in execution time both across datasets and across frames, and in fact even in adjacent frames. Clearly, average execution times do not faithfully capture the behavior of these components. For instance, the average for the OpenVINS medium dataset [18] is 37 ms, which is comfortably below the camera frame time of 50 ms (20 fps in our dataset). In reality, however, the frame processing time often jumps above 50 ms, up to 80 ms around frame 400. Such variation occurs in other datasets as well – in the hard dataset, the average time per frame is 40 ms, whereas most frames between frame 1100 and 1300 take significantly longer. A similar trend can be observed for ElasticFusion, where frame processing times increase sharply during loop closure around frames 1000, 3000, and 6500.

Such behavior has several implications for architects as it makes hardware specialization more challenging. Managing thermals, performing DVFS, scheduling such computations, and sharing time and energy budgets across components are just some of the design aspects that need to be considered to efficiently deal with input-dependence. Moreover, designing hardware for the average case is not sufficient, and so mechanisms have to be developed to handle the variance in per-frame execution time.

B. Task Diversity

Figure 5 shows the execution time breakdown of the different software tasks in each ILLIXR component on the desktop. We make three key observations.

First, there is a remarkable diversity of algorithmic tasks in each ILLIXR component, ranging from feature detection to graphics-based map fusion to signal processing and more. These tasks are differently amenable for execution on the CPU, GPU-compute, or GPU-graphics. This presents an interesting
challenge for hardware specialization due to the sheer number of tasks that need to be studied.

Second, there is no single task that dominates the execution time for even a given component. The most homogeneous is audio recording where ambisonic encoding is 78% of the total – but accelerating just that would limit the overall speedup to 4.5× by Amdahl’s law. ElasticFusion is the most diverse, with five major tasks and many more sub-tasks. This per-component diversity further complicates specialization as it is not sufficient to accelerate just one task even for a given component.

Third, at an algorithmic level, the tasks are typically unique to a component and not shared among components. This is yet another challenge for hardware specialization, as it is infeasible to build a unique accelerator for every task given the severe area constraints for XR devices. However, if the low-level characteristics of these tasks are similar, they may be amenable to more general purpose specialization. Thus, we next study these components at a more fine-grained level.

C. Fine-grained Analysis

1) OpenVINS: Figure 5a shows the normalized execution time breakdown of OpenVINS, which can be first divided into the tracker, which consumes 70% of the time, and the filter, which consumes the remaining 30%. The tracker predominantly consists of feature detection (16%) and feature matching (48%), with a small percentage of time (6%) spent in miscellaneous tasks.

Both the filter and tracker are compute-intensive tasks with high locality cache accesses. This can be seen in an average IPC of 1.8 and an average L1 cache load hit rate of 97%. Feature matching only touches pixels in the neighborhood of detected features, which are typically between 200 and 300 in OpenVINS. Thus, the working set size of feature matching is small.

On the other hand, feature detection does touch every pixel in the image in order to find new features. However, there is excellent spatial locality in the task and due to the organization of the work, there is only 1 cache miss every 64 accesses (1.6% of all accesses). Furthermore, the access pattern is regular enough that it is quite likely that the prefetcher is able to eliminate the miss.

Finally, both the core kernel of feature detection, KLT, and the core kernel of MSCKF, given rotations (GR), have slightly different characteristics than the component average. KLT and GR have an IPC of 2.4 and 2.1, respectively, which is higher than the average IPC of 1.8. Both kernels are heavily vectorized, resulting in high IPC.

MSCKF, interestingly, has an L1 hit rate of 94%, non-trivially lower than the average. This is due to the fact that the size of the MSCKF feature matrix is proportional to the square of the number of features, which corresponds to 200 – 300 KB of data; i.e., larger than the 256 KB L2 of the desktop CPU. Furthermore, the memory accesses in GR are not to sequential rows – they depend on which row is being cleared out, which is input-dependent.

From an architecture perspective, OpenVINS is challenging to specialize due to the complexity and uniqueness of each major computation. For instance, feature matching alone consists of KLT, RANSAC, and point undistortion, and each of these three sub-computations further consist of many more kernels; MSCKF consists of seven salient computations. On top of the complexity of designing each accelerator, the complexity of data movement between all these accelerators needs to be managed. This can be achieved by designing efficient coherence protocols that alleviate the burden of orchestrating data movement from the programmer. Such specialization can also benefit from efficient hardware design tools that increase designer productivity.

2) ElasticFusion: As shown in Figure 5b, ElasticFusion consists of five major tasks: processing the incoming camera feed (9%), preparing the images for pose estimation (17%), estimating the
pose (20%), predicting which surfels in the map are active (24%), and fusing the new image into the existing map (30%). These tasks are implemented as a dozen CUDA kernels and almost three times as many OpenGL vertex, geometry, and fragment shaders. Therefore, we do not present an individual analysis of each but instead highlight the salient aspects of ElasticFusion.

In general, ElasticFusion is a memory-bound component. Most of the CUDA kernels use up to 200 GB/s of memory bandwidth and some surpass even 300 GB/s. This is due to several reasons.

First, there are a large number of accesses per pixel – RGB, depth, vertices, normals, cloud points, and so on. Second, different tasks have different data layouts. For instance, OpenGL stores data in RGB_RGB_RGB format due to the nature of OpenGL vector types (which store x, y, and z sequentially). CUDA, however, prefers RRR_GGG_BBB as it leads to better memory coalescing. To tackle this issue, ElasticFusion employs CUDA kernels for performing data layout transformations in between OpenGL and CUDA phases. In some instances, these kernels only access RGB data out of RGBD data, which results in more data being brought into the cache than is required.

Third, cache hit rates vary significantly from kernel to kernel, and can be as low as 0% and as high as 100%. This, for instance, depends upon whether the data being accessed is laid out as RGB_RGB_RGB or RRR_GGG_BBB. In the former case, the three accesses to R, G, and B all hit in the same cache line and thus there are a decent amount of hits. In the latter case, the hit rate is 0% as the accesses are purely streaming and no cache line is accessed twice.

Some kernels, especially image processing ones, use Sobel and Gaussian filters over windows of size 3×3 and 5×5, respectively. These kernels employ 2D thread blocks, and as a result of the sliding window access pattern, achieve excellent temporal locality, which results in high cache hit rates.

In addition to its memory-bound nature, ElasticFusion has two salient compute-oriented features. First, a significant amount of time is spent performing reductions. All of the pose estimation routines require global summations of some computed value, and therefore reductions are a common compute pattern. However, the reductions are over different data structures; e.g., two integers in one case and a 6×6 matrix in another. Second, the two most expensive kernels, ICP (Iterative Closest Point) and residual calculation, have significant branch divergence due to input-dependence. In ICP, only 22 threads are active in a warp on average, which results in poor hardware utilization.

**From an architecture perspective**, ElasticFusion faces the same difficulty as OpenVINS due to the sheer number of unique sub-computations. However, the critical aspect of ElasticFusion is data layout. In one of the kernels, the L1 cache hit rate increased from 0% to 50% after the data layout transformation. By providing data layout transformation functionality in hardware, compute can be saved and memory accesses can be sped up. Taking this further, a more intelligent memory system could be designed via software-hardware co-design.

For instance, from one frame to another, the magnitude of movement is small (only a 33 ms gap) and so the distance between map vertices and searched vertices is small. This combined with extrapolating the next pose from a history of previous poses can be used to perform a kind of cache prefetching that not only brings in predicted data but also changes its layout in the process.

3) **Timewarp, Lens Distortion, Chromatic Aberration**: Figure 5c shows the execution time breakdown of the lens, chromatic, and timewarp component in terms of time spent setting up the FBO, running the timewarp shader, and calculating transforms and setting OpenGL state (“Other”). Out of the total 500 us, 126 us (28%) are spent on the FBO setup code on the CPU and GPU, 72 us (16%) running the actual timewarp shader, and 252 us (56%) are spent on calculating the transformation matrices and setting OpenGL state.

The CPU code is extremely fast for several reasons. First, the computations of the warping transforms are heavily vectorized. Second, the distortion meshes are only generated *once* at the beginning of execution, and are thus not part of the main kernel. Finally, even though there are several OpenGL calls for each frame, OpenGL command buffering keeps their overhead to a minimum. The essence of OpenGL command buffering is that instead of performing a system call for every OpenGL command, the driver buffers several commands and then issues all of them together in a batch. As a result, many OpenGL calls incur very little overhead on the CPU. Nonetheless, there are a few salient OpenGL calls that consume more time than others. These are FBO binds, clears, flushes, and texture mip-map generation. Of the two drawcalls, the first one is expensive while the second is not due to reuse of OpenGL state, parameters, and textures.

In the timewarp shader itself, all the warping calculations are performed in the vertex shader. Since there are far fewer vertices than pixels/fragments in a scene, the vertex shader is run far fewer times than the fragment shader. As a result, all the complex computations in the vertex shader only constitute a small part of the overall computation.

The fragment shader performs three texture accesses, one each for the red, green, and blue color channels. While these accesses do not all fall into the same cache line (laid out in Z-order for texture caches), the address offset is small enough in practice that they fall in nearby cache lines. As a result, texture cache locality can still be exploited. Since we did not have access to a graphics profiling tool, we confirmed this hypothesis by running the fragment shader with one, two, and three texture accesses, and measuring the difference in execution time. We did not observe an increase in execution time, although it is likely that the GPU’s high texture fillrate was able to keep up with texture cache misses.

**From an architecture perspective**, timewarp has very little compute and obtains good texture cache locality once the data has been loaded, but the FBO setup and data movement itself from the framebuffer to the GPU cores is expensive. Thus, specialized in-memory timewarp hardware (simple matrix-matrix compute units) can both remove the data transfers and the overhead of managing FBOs. This would be similar to the design proposed by Xie et al. [66].

4) **Hologram**: Figure 5d shows the normalized execution time breakdown of hologram in terms of its two CUDA kernels. As can be seen, both CUDA kernels are relatively well-balanced; hologram-to-depth consumes 56% of the execution time and depth-to-hologram consumes the remaining 44%. There is also a small reduction kernel in between the above two kernels but it takes less
than 0.1% of the overall execution time. Both kernels are compute bound, with depth-to-hologram more so than hologram-to-depth.

**Depth-to-hologram** has an extremely high SM utilization of 90% and an extremely low memory utilization of just 5%. Almost all the executed instructions are FP fused multiply-add (FFMA), integer multiply-add (IMAD), and FP add (FADD). Consequently, the two most commonly used execution pipes are FMA and FP64. The former has a utilization of 37% while the latter has a utilization of 97%. The reason behind this is transcendental math – the sine, cosine, and tangent operations that are involved in calculating the real and imaginary parts of the pixel phase. An inspection of the generated PTX showed that many of these operations were being decomposed into FP64 operations, thus the high utilization of the pipe. Furthermore, the phase calculation itself involves FP64 operations due to precision reasons.

Depth-to-hologram only uses approximately 5% of the available memory bandwidth. The reason behind this is an L1 cache load hit rate of 99%. Each thread has to bring in data for each depth plane to compute the new phase of the pixels the thread is responsible for. Since there are only 16 depth planes, the loads only bring in a few hundred bytes of data, and that data is reused not only by the entire thread block, but all the other thread blocks resident on the same SM, resulting in the high L1 cache hit rate. Furthermore, the loads are all serviced from the L2. At the end of the kernel, the new phase of each pixel is written back, but that does not significantly affect performance as stores are off the critical path.

**Hologram-to-depth** has a reasonably high SM utilization of 74% and a relatively low memory utilization of 25%. Similar to depth-to-hologram, the dominant instructions are FFMA, IMAD, and FADD. However, these are not as dominant as in depth-to-hologram due to the presence of branch, sync, address calculation, and type conversion instructions. As a result, the FMA pipe has a 66% utilization, FP64 has a 74% utilization, and XU (special function unit) has a 43% utilization. Overall SM utilization is lower than depth-to-hologram due to a tree reduction that occurs at the end of the kernel. Utilization keeps going down as the reduction progresses and active threads keep getting cut in half.

Hologram-to-depth uses significantly more memory bandwidth than depth-to-hologram – 80 GB/s or 25% of the maximum available. This kernel is essentially the opposite of depth-to-hologram – there are as many loads as there are pixels across all three color channels and very few stores for the depth plane data. As a result, there is significant load traffic and very little store traffic. Furthermore, each pixel’s phase is only used once, and thus there is no temporal locality. However, since threads in a warp access adjacent pixels, perfect coalescing is achieved and spatial locality is exploited.

**From an architecture perspective**, hologram can be accelerated via efficient transcendental hardware tightly coupled with FMA units. Depth plane data can be cheaply stored in registers and pixel data can be streamed in and out via streambuffers and FIFOs. Both kernels can easily share hardware as the nature of their computations is similar and only the flow of information is different (hologram-to-depth or vice versa).

5) **Audio Recording**: Figure 5e shows the normalized execution time breakdown of audio recording. Ambisonic encoding only consists of a single pipeline stage, which can be divided into three parts: conversion of 16-bit audio samples to a floating point representation, Ambisonic encoding of each monophonic sound source, and the summation of all the encodings to obtain the final soundfield.

As shown in Figure 5e, an Ambisonic encoder on average spends 6% of its execution time on sample conversion, 78% on the encoding of each sound source, and 16% on the summation of the individual soundfields. In general, all three computations are compute-bound, albeit to varying degrees. The memory footprint of encoding is small: 16 output channels each with 1024 samples only occupy 64 KB, and 32 incoming sound sources each with 1024 samples consume 128 KB. The total working set size is thus 192 KB, which can comfortably fit in the L2 cache of the CPU core. Furthermore, the loads are all streaming accesses, and thus locality need only be exploited for the stores. This can be seen in both the average load latency, which is 9 cycles, and the average memory bandwidth, which is 2.5 GB/s.

However, there are two sources of inefficiency in audio recording: one in sample conversion, and one in Ambisonic encoding. Sample conversion relies heavily on the lone, unpipelined divider unit of the CPU core. As a result, its execution is bound by instructions waiting in the queue for the divider.

Ambisonic encoding performs its multiply-accumulate operations in a column-major fashion. This is due to the fact that while memory is laid out as channels × samples, the algorithm requires that the outer loop be over samples and the inner loop be over channels. The reason behind this is delay lines; i.e., the modelling of delay-effects in the input stream. In delay lines, the encoding of one sample affects the encoding of the next, and thus the loops cannot be interchanged. As a result, the L1 cache load hit rate is 73%, which is poor compared to traditional regular workloads. This reduces the IPC to 1.05. A possible optimization may be to lay out output memory as samples × channels, and transpose it after the nested loops, which could be efficiently performed by a memory system that supports in-memory data layout transformations.

6) **Audio Playback**: Figure 5f shows the normalized execution time breakdown of audio playback, which can be divided into two pipeline stages: Ambisonic manipulation and binauralization. On average, the first stage consumes 42% of the total execution time (39% rotation and 3% zoom) while the second stage consumes 58% of the execution time. Audio playback has an even smaller working set size than audio recording and is even more compute bound. While the average load latency is similar to audio recording – 8 cycles – the average memory bandwidth is only 100 MB/s due to the smaller working set size – recording had several input streams whereas playback only has a fixed Ambisonic soundfield. The access pattern is regular enough that the prefetcher can easily predict the next cache line that needs to be brought in.

The compute in audio recording is typical signal processing: frequency-domain convolutions with FIR filters implemented via FFTs and IFFTs. The huge amount of multiply-accumulate operations result in a microarchitectural utilization of 75% or higher, with the small amount of stalls being due to a few column-major accesses, use of the divider unit, and a few branch mispredictions due to the use of recursion in the FFT/IFFT implementation. The average IPC is 2.7, which is substantial, and the branch prediction accuracy is 99.7%, which reflects the regular nature of the component.

**From an architecture perspective**, Ambisonic audio processing
is a compute problem with very little stress on the memory system. It can be specialized by using systolic arrays and specialized FFT blocks. Streambuffers can keep the systolic arrays and FFT blocks fully utilized given the deterministic, streaming access pattern. The output can be stored in a small scratchpad for perfect reuse.

VII. DISCUSSION

As shown in Section VI, XR has several implications for computer architects, and specifically for specialization. First, the combined power, energy, and performance gap is several orders of magnitude, making this domain ideal, but challenging, for hardware specialization.

Second, reducing this gap involves addressing system-level components as well, such as the display and other I/O, which consume significant energy themselves. This also includes numerous sensors – while we did not model them, we expect them to be significant contributors to latency and power. For instance, shipping pixels from a camera to the SoC might consume similar energy to shipping pixels from the SoC to the display. Consequently, on-sensor computing would be an interesting avenue to explore.

Third, there is no single algorithmic task that dominates a particular component, and, broadly, tasks are not shared across components. While two different tasks may both be compute-intensive, the computations themselves are sufficiently different that they may need to be specialized separately. This further complicates specialization as it is in direct conflict with a core constraint of XR: limited chip area. Due to this constraint, shared hardware is almost a necessity, and therefore hardware designers have to devise ways to build such shared hardware for this diverse set of tasks.

Fourth, while we have only included one possible implementation for each of our components, there is an abundance of choices, both algorithmic and implementation, for each component. XR is a moving target and developing fixed-function hardware for a particular algorithm may not be the most cost-effective choice. For instance, for SLAM alone there are dozens of ever changing algorithms [46], [49], [51], [52], [56], [62], and designing new hardware for each is not practical. Therefore, programmability, to some extent, is required. This coupled with the above point leads to shared and programmable (yet efficient) hardware, a challenge for architects.

Finally, the input-dependence and the resulting variation in frame processing time for certain components introduces challenges of its own. These include scheduling of these components to achieve real-time deadlines under peak load, managing DVFS, and potentially sharing latency and power budgets across components. The problem is further complicated when considered in the context of shared programmable hardware – partitioning, allocation, and scheduling of shared resources across asynchronous tasks would be an interesting problem to tackle for computer architects and system designers alike.

We believe that ILLIXR and the characterization presented here can propel architecture research in the above directions and more; e.g., use of approximate computing, realtime scheduling environments, and more aggressive hardware-software co-design.

VIII. RELATED WORK

There is an increasing interest in XR in the architecture community and several works have shown promising specialization results for various components of the XR pipeline. These include Processing-in-Memory architectures for graphics [65], [66], video accelerators for VR [33], [34], [40], [41], 3D point cloud acceleration [67], stereo acceleration [23], computer vision accelerators [57], [68], and SLAM chips [39], [55]. However, these works have been for individual components in isolation, and consider neither end-to-end constraints nor shared hardware resources. Our work does not perform hardware specialization but instead provides a set of salient XR components along with insights into their characteristics. The goal of ILLIXR is to both enable XR computer architecture research and to provide an analysis of the major components of an XR pipeline.

As specialization becomes important, so does the need to better understand XR applications and workloads. There have been several works that have developed benchmark suites to address this issue. VRMark [4], FCA T [5], and Unigine [6] are examples of graphics rendering benchmarks, but do not contain the perception pipeline nor adaptive display components. The SLAMBench [15], [17], [47] series of benchmarks aid the characterization and analysis of available SLAM algorithms, but contain neither the visual pipeline nor the audio pipeline. Unlike our work, none of these benchmarks suit look at multiple components of the XR pipeline and instead just focus on one aspect of the XR pipeline.

IX. CONCLUSION

As the need for specialization increases and architectures become increasingly domain-specific, it is important for architects to understand the requirements of emerging application domains. AR/VR/MR or XR is one such important domain. This paper presents a generic XR workflow and the first benchmark suite that represents key computations from this workflow. Our analysis shows a large number of interesting aspects for architects – demanding performance, thermal, and energy requirements; a large diversity of critical tasks such that an accelerator per task is likely to overshoot area constraints; significant input dependent computation that challenges scheduling and specialization; and a diversity in the type of instructions along with a wide variety of bottlenecks throughout the system, from graphics and compute requirements to memory bandwidth and power. ILLIXR and our analysis has the potential to propel new directions in architecture research in general, and impact the emerging domain of XR in particular. Although ILLIXR already incorporates many aspects of the XR workflow, as the industry moves towards new frontiers, such as the deep integration of machine learning and low-latency client-cloud applications, we envision ILLIXR to evolve to a standard, comprehensive, open source benchmark for XR, beyond the scope we demonstrate here. A full-stack XR runtime, open to researchers and free to users, will serve a key role in democratizing and accelerating research and analysis of both algorithms and hardware for solving XR’s most difficult challenges. ILLIXR is publicly available at https://illixr.github.io

ACKNOWLEDGEMENTS

ILLIXR came together after many consultations with researchers and practitioners in many domains: audio, graphics, optics, robotics, signal processing, and extended reality systems. We are deeply grateful for all of these discussions and specifically to the following:

...

The development of ILLIXR was supported by the Applications Driving Architectures (ADA) Research Center, a JUMP Center co-sponsored by SRC and DARPA, the Center for Future Architectures Research (C-FAR), one of the six centers of STARnet, and software donations from ARM and NVIDIA.

The development of ILLIXR was also aided by generous hardware and software donations from ARM and NVIDIA.

REFERENCES


